Designed a 16 bit pipe-lined multiplier using the concept of partial products. DRC check and LVS match were performed. It was designed using cadence spectre with almost equal fall and rise delays.

An Arithmetic and Logic Unit (ALU) is a digital circuit that performs arithmetic and logic operations. In this work, the demand is to design an 8-bit ALU and perform analysis at gate and layout levels ...