Intel this week revealed defect density metrics for its 18A (1.8nm-class) process technology and said that it was healthy at the Deutsche Bank's 2024 Technology Conference. The company also said that ...
TSMC claims its upcoming N2 manufacturing node is ahead of schedule on defect reduction, even though it is the company’s first attempt at gate-all-around (GAA) nanosheet transistor technology.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback